Homework 4


(Due date: April 9th @ 11:59 pm)

Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (15 PTS)

- **Performance Analysis**: Iterative Integer Divider vs. Pipelined Integer Divider (N=M=16):
 - ✓ Iterative Divider Operation: Input data (16-bit A, 16-bit B) is read when the s signal (a one-cycle pulse) is asserted. After N+1=17 cycles, the result (16-bit Q, 16-bit R) is ready with done=1. Only after this, we can feed new data. To process data as fast as possible, we must issue s=1 (with new data) right after done=1.
 - ✓ Pipelined Divider Operation: The circuit reads input data (16-bit A, 16-bit B) when the enable (E) signal is asserted. After a processing delay of N=16 cycles, the result (16-bit Q, 16-bit R) is ready and it is signaled by v=1. Unlike the iterative divider, we can continuously feed data (with E=1).

To process data as fast as possible, we must keep E=1 (with new data) every clock cycle.




- An operation is defined as the computation of one input data set. The processing cycles for P operations is given by:
 ✓ Iterative Divider: It can compute P operations in P×(N+2) cycles (1 operation is processed in N+1 cycles, but there is a one cycle delay before we can start the next operation)
 - ✓ Pipelined Divider: It can compute P operations in N + (P-1) cycles.
- In the following table, complete the number of processing cycles, processing times (us), and operations per second.
 - ✓ Use T_{CLOCK} = 10 ns (same as the 100 MHz input clock in the Nexys Board)
 - ✓ The metric Operations per second is an average based on a given number of operations. Example: if a circuit can process 20 operations in 1 us, then we have $\frac{20 \text{ operations}}{1 \text{ we}} = 20 \times 10^6$ operations per second.

		Iterative Divide	er	Pipelined Divider				
Р	Processing cycles	Processing Time (us)	Operations per second	Processing Cycles	Processing Time (us)	Operations per second		
100								
1000								
10000								
100000								

- For the Iterative Divider: Is the Operations per second constant? Yes or No? Why?
- For the Pipelined Divider: If $P \rightarrow \infty$:
 - ✓ How many operations are computed per cycle?
 - ✓ What is the Operations per second?

PROBLEM 2 (23 PTS)

• "VBC (Very Basic Computer)": 2 registers, 16-word Instruction Memory (IM), 8 bits per instruction (see Notes – Unit 6).



- ✓ Write an assembly program for a counter from 10 down to 3: 10, 9, ... 3, 10, 9, ... The count must be shown on the output register (**OUT**). Use labels to specify any address that an instruction may jump to. You can only have up to 16 instructions.
 * To decrement the value of a register by 1 (e.g. R0), you can use: addi R0, 15 ≡ R0 ← R0-1.
- ✓ Provide the contents of the Instruction Memory. If some instruction bits are unused, you can assign 0's. (8 pts)

Address	Instruction Memory	Assembly Instruction
0000		
0001		
0010		
0011		
0100		
0101		
0110		
0111		
1000		
1001		
1010		
1011		
1100		
1101		
1110		
1111		

a Il	nd PO M: Ar	C. Sp ray c	ecify of regi	IR in sters	he 5. Ir	xade 1 this	cima caso	il. (e, v	15 pt vhen	ts) read	ding	g, ou	tpu	t da		pear	s a	s soc	on as	addro					es i	for F	R0, R1	., OUT,
clock											ł	、							r ∱		ł	<u>`</u>	₫		┟		┢┓	
resetn	Ľ			 			 			 					 	 			 								 	
E_PC			1	 			 			 			 		 	 	 		 				-		1		 	
PC		0	X	_X		X	_X			X	\supset		X		χ	X	Ż		Х	_X	\supset	\square	X		_)		; Х	χ
IR	00												 		! !	 												
RO	¦			_			- -						- -		 !	 			 		_ 		_ 		 		 	· •
R1	0		 	_			- <mark> </mark>	- <u> </u> 			- <u> </u> 		 		 	 			 		_ 				- -		 	
OUT			 					+			-+				 												 	
FS			 				- -	· +		-¦	-+		-¦		; +	· <mark></mark> ·					¦-			· ·	- - - -			
M1										1					 				 								1	
М2	 			- 											 		i i		 	- - - -	1		i				- - - -	
MЗ										1	1		1			1	1		1				1		1			
M4															1 		1		 	1								
М5																1							1		1			
M6				1									-		 					1			ł					
clock	1			┢	1			1	· - · - ·		 †	···	 ∱] /	•		₹	ب ر			 ∱	·-·-	₫	 7	₫	·-·-	▲	
resetn																												
E_PC	-				_								1						 				+					
– PC			γ	-γ	-	γ	- <u>\</u>	-\x		χ_	⇒		-\/		Υ	<u></u>	Ξ¥	,	Υ	- <u>x</u>	-		-x		-¦ V		γ	γ
10	-		_/	_/	!		_/	/		/ 	/ 	·	_/		/	_/	_^ 		/	_/	/ 		_/` - + ·				<u></u>	
IR	- -		. <u>.</u>									·		·	 +		-+		 	-+			- ÷ -		-¦-		÷	
RO	-			_! ·	 - 										 	· ـ	- 4 -		 		_ _ !				- L -		 	
R1	-1		 					+					- -		 						'- 							
OUT	- +		-!							<u>+</u>					' ' 	+	¦_ _		+ + +	· -¦	- +		 		- + - - - + -		-¦ -	+
	-+	·		- +	i					T									1	1	- I							
FS	-+ -+ +		-¦	- - - -						+				·	 						 - 		- † -					
FS M1	-+ 			- -			-+ 	¦-							¦ ! ! ! !		-+						- + - - + - -				·	
				- - - - 											 		-+		 				- + 				· [
Ml																	-+		 - - - - - - - - - - - - - - - - -				- + · - + · - + · - ·				· <mark></mark> · · · · · · · · · · ·	
M1 M2															 		-+		7 - - - - - - - - - - - - -				- + - - + - -				· · · · · · · · · · · · · · · · · · ·	
M1 M2 M3																			 								· · · · · · · · · · · · · · · · · · ·	

PROBLEM 3 (15 PTS)

- "Simple Computer": 8 registers, 64-word Instruction Memory (IM), 16 bits per instruction (see Notes Unit 6).
 - ✓ For each of the following instructions, indicate the bits for the instruction fields (if they do not apply, write 'NA'), and the instruction memory contents (if some bits are unused, you can assign 0's). (7 pts)

Address	Instruction	OPCODE	DR	SA	SB	OP	AD	Instruction Memory contents
0	LDI R7,5							
1	LDI R3,2							
2	LDI R2,7							
3	SUB R0,R3,R2							
4	ADD R6,R7,R0							
5	ST R3,R6							
6	XOR R0,R6,R2							
7	LD R5,R3							
8	BRZ R6,-4							
9	SHR R7,R2							
10	JMP R3							

✓ Emulate the execution of the program by completing the state of the registers (use hexadecimal values) after the instruction pointed by PC is executed. Then, complete the PC (use binary values) of the next instruction. Complete it until the JMP instruction is reached (execute this instruction as well). (8 pts)

PC	RO	R2	R3	R5	R6	R7
000000						

PROBLEM 4 (15 PTS)

- "Simple Computer": 8 registers, 64-word IM, 16 bits per instruction (see Notes Unit 6)
 - Write an assembly program that stores numbers from 39 down to 26 in Data Memory (DM) on addresses 0 to 12. Use labels to specify any address that an instruction may jump to.
 Note that you can only have up to 64 instructions.
 - The ALU treats data as signed numbers. Thus, data on the registers (R0 R7) and Data Memory (16 bits) is signed.
 - ✓ Provide the contents of the Instruction Memory (IM) and its addresses.

DM	address
27	000000
26	000001
25	000010
24	000011
23	000100
22	000101
21	000110
20	000111
1F	001000
1E	001001
1D	001010
1C	001011
1B	001100
1A	001101

PROBLEM 5 (17 PTS)

- "PicoBlaze MicroProcessor": 16 registers, 1024-word Instruction Memory, 18 bits per instruction (see Notes Unit 6).
 - Emulate the execution of this program by completing the state of the registers (hexadecimal values) and the status flags (C, Z) after the instruction pointed by PC is executed. Then, complete the PC (hexadecimal values) of the next instruction and update SP (binary values). Complete it until the jump instruction (003) is reached (execute this instruction as well).

Address	Assembly Program
000	main: load s3,05
001	load s4,03
002	call umult
003	jump main
067	umult: load s5,00
068	load s7,08
069	loop: sr0 s4
06A	jump nc, sh p
06B	add s5, s3
06C	sh p: sra s5
06D	sra s6
06E	sub s7,01
06F	jump nz, loop
070	return
<u> </u>	

PC	SP	s3	s4	s5	S6	s7	С	Z
000	11111							
								<u> </u>
		-						
								<u> </u>
								<u> </u>
		+						
								ļ

-					
<u> </u>					
-					
h					

PROBLEM 6 (15 PTS)

 Attach a printout of your Project Status Report (no more than 3 pages, single-spaced, 2 columns). This report should contain the current status of the project, including more details about the design and its components. You <u>MUST</u> use the provided template (Final Project - Report Template.docx).